YAMAHA DIGITAL PROGRAMMABLE **ALGORITHM SYNTHESIZER**

DX7

TECHNICAL ANALYSIS



CONTENTS

	CONTENTS
I THE	DX7 SYSTEM
(1) I	nput/Read Section
1	Sub CPU (6805S)
2) Scan Cycle Time
3	
(2) F	M Tone Generation
1	The Relationship Between the EGS and the OPS
2	The Role of the Main CPU for FM Tone Generation
(3) 0	utline of the Operation of the DX7 System
1	Classification of Data transmitted from Main CPU to EGS, and OPS
	(Understanding the roles of the Main CPU Better)
2	DX7 System Operation
II THE	CIRCUITS OF THE DX7
	iput Sections
1	
2	
3	
4	
5	[- 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
6	
7	
	Transmission of Data from the Sub to the Main Gro
II THE	FM TONE GENARATOR
. 1	The Microcomputer
2) LCD Interface (including Sustain and Portamento)
3	Cartridge Interface Operation
4	7 Segment LED Driving Circuit
5	FM Tone Generator
6	D/A Converter
7	Memory Map
REFE	RENCE EGS Address Map
COLL	ECTION OF WAVEFORMS
	ECTION OF WAVEFORMS


1

The remarks and comments listed on the left hand side of the text may be helpful in explaining a term or concept relating to the text.

What is a stack?


The CPU must stop running a routine when it is interrupted or when there is a call to run a subroutine. When it finishes with the interrupt of sub routine it then needs to return to the main routine, but how does it remember where it stopped? The CPU must write its position at times like these into a RAM. Each time it is interrupted or called it "stacks" this position in the RAM so that it can return to it.

The area of the RAM that is used for this operation is called the "stack." The CPU also has "stack pointer" that is used to direct it to the position laid on the stack.



How about the work area?

The registers of the CPU itself are called "internal registers," and those outside the CPU are called "external registers." The work area is the in the RAM, and is allotted to make up for the lack of internal registers. The work area is used to store the results of computations temporally as well as "flags" which are used to show the status of the external memory.



THE DX7 SYSTEM

The circuits of the DX7 are shown in their basic form in figure (1); the hardware consists of two basic groups which are not synchronized to each other.

- * Input/Read Section
- * FM Tone Generation Section (including MIDI, voice cartridge, liquid crystal display, 7 segment LED)

(1) Input/Read Section

1) Sub CPU (6805S)

This CPU is a microcomputer unit that has:

- * a 64 byte RAM (for stack and work area)
- * a 1100 byte ROM (mask ROM, prepared by IC maker)
- * I/O ports
- * a timer

These features are integrated internally, there is no external ROM nor RAM.

The 1100 byte ROM contains a program so that the CPU can function as a key scanner. The sub CPU reads data periodically (scans) from the:

- * Keyboard
- * External Terminals (DATA ENTRY, Modulation Wheel, Pitch Bend Wheel, etc.)
- * Panel Switches

2) Scan Cycle Time

The scan cycle time is the time between sub CPU readings from the sections shown above. The times shown below are on the condition that the keyboard and panel are not touched


* Keyboard : 500 μsec

* External Terminals : 4.5 msec

* Panel Switches : 27 msec

REMARKS TPS://AJXS.ME

Don't forget that terminal IRQ1 is not the only one that accepts interruptions, $\overline{IRQ2}$ is used for internal signals and it is used for MIDI.



"OK, get ready for the next one."





3) Transmitting Data to the Main CPU

All data from the sub CPU to the main CPU is transmitted through interrupt routines.

When an event occurs on the keyboard, panel switches, etc., the sub CPU receives that data and interrupts the main CPU through the IRQ1 terminal. Once the main CPU has accepted interruption, the data is transmitted from terminals $A_0 \sim AA_7$ of the sub CPU to terminals $P_{10} \sim P_{17}$ of the main CPU. When the data transmission has been completed, the main CPU sends an ACCEPT signal to the sub CPU; if there is any more data to be sent from the sub CPU, the ACCEPT signal tells the sub CPU that the main CPU is ready for its transmission.

SCANIN

REMARKS S://AJXS.N

OK, got all your data here for you, time to arithmetically calculate frequency modulation!



That's easy for you to say, all you have to do is COLLECT the data ...

(2) FM Tone Generation

The FM tone Generator is the heart of the DX7; it is composed of the EGS and the OPS.

What is the EGS?

"EGS" is short for "the Envelope Generator for the Synthesizer." It is an LSI that produces (generates) the digital data for the frequency information and the envelope waveform, depending upon various data and parameters from the main CPU. It produces this digital data according to the rate, level, key code, and other voicing data that it also receives from the main CPU. This data is synchronized with the signal (92Y96 sync pulse) for synchronization of the system and sent to EC1 \sim EC12 of the OPS in the case of volume envelope data, and F1 \sim F14 in the case of frequency data.

What is the OPS?

"OPS" stands for "the Operator for the Synthesizer." It is an LSI that performs FM Arithmetic Operation, with the data transmitted from the EGS, and the result is the final tone signal in digital data. This digital data is transmitted to the D/A converter.

The OPS has the equivalent of 16 notes polyphonic, and can simulate as many as 6 oscillators per note depending on what algorithm is selected. The ALGORITHM decides how the wiring is to be done.

1) The Relationship Between the EGS and the OPS


The EGS is master (main) and the OPS is slave (sub). The OPS uses the ALGORITHM already set within it to arithmetically operate on the frequency modulation (FM) for the data in the FM arithmetic operation parameters: $EC_1 \sim EC_{12}$, $F_1 \sim F_{14}$.

2) The Role of the Main CPU for FM Tone Generation

The Main CPU: 63B03, is a microcomputing unit that includes:

- * a 128 byte RAM
- * 13 I/O ports
- * a 16 bit timer
- * SCI (Serial Communication Interface)

There is NO circuit anywhere in the unit for the generation of LFO.




In the DX7 function mode, the input of LFO related data is done by writing it in the work area in the RAM (IC21), Of course, the stack area is also in the RAM (IC21).

SCANNED BY !

Usually, conventional keyboards use a CPU for the control of voicing data. But since the tone signal is converted into digital, the main CPU of the DX7 generates or modifies all the data needed for the tone signal to be frequency modulated by itself. Those data are then transmitted to the EGS and the OPS. The easiest to understand example of such operations is the CPU internal arithmetic operation to generate the LFO waveform.

SCANNED BY HTTPS://A.

	XS.ME			
Silvin			LO BY HT	FD.
		1		
		CAN		
		SCAN		
		The second second		
			frwava	
			[2017]	
			NAE.	
			LIVS.NIF	
		THE SHAPE		
AINI	EU-E- MAYOR			
CANNI			the state of the s	
			hamistan shallings surgers	
traged berry	nutring northings size our	termone and sA	bemiotrus shalleres spensor/\ 000, due est troct troc	
Manuf Loren	TOTAL PROPERTY OF THE STREET	from ratio (TI) onesi- conversed into Enesi-	due est mort fres and one.	
Daged Lover contracts of least back	TOTAL PROPERTY OF THE STATE OF	es. USD 1989 . Bed	USO due estument they apply num	
Mayor Book construction of local facility	Total restance and the second of the second	from ratio (TI) onesi- conversed into Enesi-	due est mort fres and one.	
Day Server	Portrag restance and and an account of the contrag	from ratio (TI) onesi- conversed into Enesi-	due est mort fres and one.	
Day Server	Portrag residency and the second of the seco	from ratio (TI) onesi- conversed into Enesi-	due est mort fres and one.	
Dayof Born produced: V Dr. C. Soller.	The state of the s	from ratio (TI) onesi- conversed into Enesi-	due est mort fres and one.	
Import borns	The contract of the contract o	from ratio (TI) onesi- conversed into Enesi-	due est mort fres and one.	
Day Service	Total residence and the second	from ratio (TI) onesi- conversed into Enesi-	due est mort fres and one.	
Dayof Boro	ase (NO wear VI)	from ratio (TI) onesi- conversed into Enesi-	due est mont tres and one.	
David Service Co.	ase (NO wear VI)	from ratio (TI) onesi- conversed into Enesi-	190 due estrated from contrary an establishment bas lametar as any an establishment bas TABVS and a set	
inger term	ase (NO wear VI)	from ratio (CF) and conversed into Ensei-	190 due estrated from contrary an establishment bas lametar as any an establishment bas TABVS and a set	
S://AJ)	ase (NO wear VI)	from ratio (CF) and conversed into Ensei-	190 due estrated from contrary an establishment bas lametar as any an establishment bas TABVS and a set	r.P.
S://AJ)	ase (NO wear VI)	land of bury and land of bury and the sush for a spo the sush for a sp	190 due estrated from contract on supplimentation in the second s	TP.
S://AJ)	ase (NO wear VI)	land of bury and land of bury and the sush for a spo the sush for a sp	190 due estrated from contract on supplimentation in the second s	TP.
S://AJ)	ase (NO wear VI)	from ratio (CF) and conversed into Ensei-	190 due estrated from contract on supplimentation in the second s	TP.



REMARKS S://AJXS.ME

An EVENT can be understood as things that happen on the key board.



DATA can be understood to be internal or cartridge voice data.



And TIME can be understood as modulation related data!



(3) Outline of the Operation of the DX7 System

Classification of Data Transmitted from Main CPU to EGS, and OPS

(Understanding the roles of the Main CPU Better)

In order to understand how the DX7 works, it is good to know what kind of data it uses. When we consider their nature and content, we can divide them up into 3 types of data:

- * EVENT
- * DATA
- * TIME

NOTE: These three special data names have been given for special purposes. Do not confuse them with terms used in a more general sense.

- * EVENT: This data changes while the instrument is being played, and is sent to the EGS. For example: key codes, Key ON/OFF, Initial Touch, Transposition, Pitch EG etc.
- * DATA: This data does not need to change while the instrument is played. It is fixed data. When the voice button is chosen, this data is sent to be registered in the internal registers of the EGS and OPS. For example: EG-RATE, EG-LEVEL, DETUNE, COARSE, FINE, ALGORITHM, FEED BACK LEVEL, etc.
- * TIME: This data must be transmitted to the EGS periodically while event data is being generated. For example: LFO, BREATH CONTROL, PITCH BEND wheel, etc.

2) DX7 System Operation

The DX7 system has 4 different modes:


- * PLAY
- * EDIT
- * FUNCTION
- * STORE

The EDIT, FUNCTION and STORE modes are basically for editing and adding data to the RAM work area (IC21), so here, we will discuss operation during the PLAY mode.

PS://AJXS.ME

It's the job of the sub CPU to scan all the data from the input sections.

> When Im finished here, it's off to check the panel switches!



Look at figure 2 and you will see a series of numbers, follow these numbers as you read the following explanation:

- 1. The sub CPU constantly scans the input sections to detect events, and when there is an event, it interrupts the main CPU and transmits that new data. It is 2 bytes of data; and it is composed in the following
 - Byte 1: Data Identifier (describes type of data)

For example keyboard data identifies the note played on the keyboard.

- Byte 2: Data (actual data of the value or magnitude of a control, etc.) Initial touch data of keyboard is included.
- 2. The main CPU reacts to the data transmitted from the sub CPU in the following ways:

(1) A Panel Switch is pressed

When this happens, the DATA related to the switch's code number is taken from the internal RAM or voice cartridge and sent to the EGS and OPS via interrupt routines to the main CPU. Then, the OPS will have received data regarding:

- * ALGORITHM No.
- * FEEDBACK LEVEL

In order to let the user know about the change in data, the change of data from the internal RAM or voice cartridge is displayed with the LED and LCD displays.

(2) Keyboard ON

When the keyboard is on:

- A * The key code data is taken from the sub CPU.
 - * Transpose
 - * Pitch EC

Taken from internal or voice cartridge memory

Then, this data is processed by the main CPU, and transmitted to the EGS as a -

- * Frequency EVENT
- B * Initial Touch data is taken from the sub CPU
 - * OP output level Taken from internal or voice
 - cartridge memory

* Level Scaling Then, this data is processed by the main CPU, and transmitted to the

EGS as a -* Level EVENT

C Key ON and key OFF channels are distinguished from each other and transmitted to the EGS as a -

SCANNED BY

(3) LFO and Modulation Data Operations

- A * After Touch
 - * Breath Control

From sub CPU or RAM work area

* LFO — From internal or voice cartridge memory

The above data is processed in the main CPU, and transmitted to the

EGS as —

- * Amplitude Modulation TIME
- B * Pitch Bend From sub CPU and RAM work area
 - * LFO From Internal or voice cartridge memory

The above data is processed in the main CPU, and transmitted to the EGS as -

- * Pitch Modulation TIME
- The EGS integrates the parameters, and the corresponding EVENT and TIME data, and changes it to —
 - * EC: Volume Envelope Control Data
 - * F: Frequency Data

and with the

* KON: Key ON Data

These are sent to the OPS, synchronized with the 92Y96 synchronization signal.

- 4. The OPS receives from the main CPU -
 - * ALGORITHM NO.
 - * FEEDBACK LEVEL

for each operator; and performs FM arithmetic operations based on the EC, F, and KON data synchronized with 92Y96 for each channel, and generates 16 channels of digital data at the most.

- The data input to the D/A converter from the OPS is converted into analog waveforms, but at this point, a signal consisting of waveforms layered with the sampling frequency is what is generated.
- It is only after passing through the LPF that the sampling frequency is filtered out, and the pure analog signal is gained.


THE CIRCUITS OF THE DX7

HTTPS://A


(1) Input Sections


1) Sub CPU Terminals and Functions

The function of the sub CPU is determined by the program that has been burnt into its internal ROM; below, there is a diagram which explains in more detail. This CPU unit's basic purpose is to scan the various I/O, and transmit the data gained to the main CPU with interrupt routines.



See figures I-1 \sim I-6 (Pages 64, 65)





Remember initial touch will not be sensed; the highest level will be assumed, and the voice will have less variation unless the sub CPU is the only unit that has the input of 250KHz.

Refer to page 14.

Panel Switch Codes

	unci own		
1	50H	22	65H
2	51H	23	66H
3	52H	24	67H
4	53H	25	68H
5	54H	26	69H
6	55H	27	6AH
7	56H	28	6BH
8	57H	29	6CH
9	58H	30	6DH
10	59H	31	6EH
11	5АН	32	6FH
12	5BH	STORE	70H
13	5CH	PROTECT [INT	71H
14	5DH	PHOTECT	72H
15	5EH	OPSEL	73H
16	5FH	EDIT	74H
17	60H	MEMORY [NT CRT	75H
18	61H	MEMORY LORT	76H
19	62H	FUNCTION	77H
20	63H	OFF	78H
21	64H	ОН	79H


2) Codes for the different types of data used by the sub CPU

The sub CPU transmits data composed of two bytes to the main CPU. The table below is a list and description of this data. Knowledge of the composition of the data itself is not required for the servicing of the unit, but it does help to know about it in order to understand the function of the sub CPU.

		-71	Byte 1	Byte 2
			Identifier	Data
		ON	98H	Switch is ON
F	Panel Switch	OFF	99H	Switch is OFF
	DATA ENTR	Y	90H	
A/D	PITCH BENG	DER	91H	
	MODULATIO	N WHEEL	92H	
	FOOT CONT	ROLLER	93H	Values for
	BREATH CO	NTROLLER	94H	00H~7FH
	AFTER TOU	СН	95H	
	BATTERY		96H	
	Unu	sed	97H	
	* * *	CL	9FH	e(
		C#	A0H	
		D	A1H	
			\	
Keyb	oard Position			Initial Touch Data
nforr	mation for 61 Ke	ys	/	00H Key OFF
				01H Strongest
				7FH Weakest
		В	DAH	
		C	DBH	


3) A/D Converter Operation

The A/D converter IC converts the analog voltage input from terminals INo ~ IN7 into 8 bit digital data and outputs that data from the parallel circuit terminals $2-1 \sim 2-8$.



See figures I-7 \sim I-11 (Pages 66, 67 & 68) TPS://AJXS.ME

A/D Converter Scan Circuit



REMARKS

Remember, A/D conversion is not possible unless the A/D converter is the only unit that has the input of 250KHz. Also, if the EOC of the sub CPU has not returned from the A/D converter, A/D conversion will not be considered to have been completed, and therefore panel switches will not be scanned.

In such cases, the sound from the keyboard can be heard, but after touch is not effective, and panel switch data is not read. Such symptoms are possible when the A/D converter has broken down.

If the 250KHz clock itself breaks down, when the power is turned on the LCD will display the initial message:

- YAMAHA DX7
- * SYNTHESIZER *

but will not operate after that. Because the status of the internal serial communication interface (SCI) cannot be read and the unit will be inoperative.

The following is an explanation of the flow of operation:

1. With the leading edge of the ALE (Address Latch Enable) of the selection codes for terminals A, B, and C, data is fetched and the terminal for conversion (INO ~ IN7) is determined, with the leading edge of the START signal the EOC is reset ("L"), then comes the trailing edge of the start signal and the conversion is started.

Conversion time changes according to the CLOCK input through the CLK terminal, but in this case it is 250KHz:

- * Standard 256 usec (100 usec at 640KHz)
- * Maximum 292 μ sec (114 μ sec at 640KHz)

The DX7 scans the keyboard during this conversion.


- 2. This IC outputs EOC (End of Conversion "H" voltage) once A/D conversion has been completed.
- 3. When the sub CPU senses the EOC, it transmits an OE (Output Enable) and informs terminals $2-1 \sim 2-8$ of post conversion data output.
- 4. When the sub CPU receives the data, it performs an interrupt routine on the main CPU and transmits identifier data to the main CPU.

During Key OFF the above operation is performed for each voltage in 500 usec intervals, and one cycle is performed during an interval of 4.5 msec. SCANNED BY HTTPS://A.

REMARKS S://AJXS.ME

4) Keyboard Operation

The break (B1 \sim B5) and make (M1 \sim M5) are connected for each octave as shown in this figure:



See figures I $-9 \sim I-29$ (Pages 67 ~ 73)

As you can see, the notes in each octave are scanned simultaneously, including CL this makes a total of 13 notes per octave, and the interval at key OFF is $500 \, \mu sec.$


(A) The role of Each Contact

* Break Contact :

To sense the position (note) of each key that is disconnected. To receive "H" voltage from IC4 of the sub CPU during key OFF. To receive "L" voltage from IC4 of the sub CPU during key ON.

* Make Contact :

The time between the breaking of the break contact and the making of the make contact is counted with the timer of the sub CPU and this value becomes initial touch data. During key OFF it receives "L" voltage from IC5 of the sub CPU. During key ON it receives "H" voltage from IC5 of the sub CPU.



Remember, the followings are three different symptoms that IC1 \sim IC4 can cause:

- When a key is played the display of the LCD changes
 (because the LCD has been affected by the key code data).
- Some notes in the keyboard cannot be played.
- O Panel switch data is not received.

See page 24 for the relationship between the sub and the main CPU.

See figures I-9 \sim I-29 (Pages 67 \sim 73)

The following shows the order of operation:

1. The sub CPU outputs the note selection code from $B_0 \sim B_2$, and the IC selection signal is transmitted from B_3 .

	3	
L level	H level	CE
IC1	IC2	Ll
Selected	Selected	LI


	IC1	IC2
СВА	C# D D# E F F# G G#	AA#BCCL
LLL	T	ъ
LLH	T	T
LHL	T	T
LHH	T	T
HLL	T	Т
HLH	Т	
HHL	л	
ннн	T	

- 2. B4 is set at "L", IC4 is enabled and the sub CPU fetches the break data, If the key scanned was OFF, the next key is scanned.
- If the key scanned was ON, B₅ is set at "L", IC3 is enabled, and the
 make data is detected; the time this takes is counted and it determines
 the initial touch value.

5) Panel Switch Operation

When panel switch data is fetched, the switch specification method is the same as for the fetching of the keyboard position information; however, since a maximum 16 switches are connected to one scan terminal (IC2, SA, SB, SC), S1 \sim S8 and S8 \sim S16 are fetched two times separately. The panel scan interval is 4.5 msec, and the interval for one cycle is 27 msec.

PANEL SW SCAN CIRCUIT



TPS://AJXS.ME


Timing Chart for Overall Operation of A/D, Keyboard, and Panel Switches

The following timing chart explains graphically all that has been discussed in this section up to this point. The main points to remember are:


- Terminals A(B₀), B(B₁), and C(B₂) are for the binary keyboard, panel switch and A/D specification codes.
- * B3 "H" means IC2 enabled and "L" means IC1 enabled
- * B4, B5 "L" means IC3, IC4 enabled; and keyboard and panel switch data is acquired. Both B4 and B5 acquire A/D data while they are set at "H".

SCANNED BY HTTPS://A.


18





A/D, KEYBOARD AND PANEL SWITCH TIMING CHART




ENLARGED PANEL SWITCH TIMING CHART







7) Transmission of Data from the Sub to the Main CPU



REMARKS

See figures I-4 \sim I-6 (Pages 64 & 65), V-3, 4 (Page 79)

The data from the sub to the main CPU is sent in the order numbered in the above figure (1 \sim 13).

- 1. When there is a change in the data scanned by the sub CPU, it checks its own terminal C_2 (BUSY) and if it is "H" it sets the data at terminals $A_0 \sim A_7$ and makes C_0 "L". If C_2 is already "L" then the data is stored in the internal RAM (up to 8 columns) before returning to the regular scan routines.
- Once the C₀ terminal is set at "L", the Flip—Flop (F·F) preset Q terminal becomes "L" and the interrupt routine is performed on the main CPU (IRQ1). Byte 1 of terminal P₂₁ is irrelevant.
- 3. When the main CPU accepts the interrupt routine the data being processed and information that gives the status of the main CPU is evacuated IC21 RAM (in order to be able to continue with the program after the interrupt routine has been completed). Then, with the leading edge of the clock the data input to terminals $P_{10} \sim P_{17}$ is fetched into the main CPU.
- 4. Once the main CPU has received the first byte of the data, it writes it in address 280CH or 280DH in order to inform the sub CPU. This data can be anything, it has no meaning. At this time, the Y₆ terminal of IC24 becomes "L".

E (Enable): If "H", address is defined, "H" falls to "L" after data has been defined.


- TPS://AJXS.ME
- Pin 1 of IC61 becomes "L", E is "H", pin 3 becomes "L", and the IC5 F·F is cleared.
- Once cleared, terminal Q of the F·F becomes "L", and the main CPU informs the sub CPU that it has received the first byte of data.
- 7. After checking to see if sub CPU terminal C₁ has become "L", the second byte of data is output to $A_0 \sim A_7$.
- 8. The data output to $A_0 \sim A_7$ makes C_0 "L" and inverts the F·F, and Q becomes "L". When Q becomes "L" it may seem that an interrupt routine is being performed, since the data is composed of 2 bytes, it is not an interrupt routine, the object is to set terminal P_{21} at "L". Here is the difference between the first and second byte.
- 9. The main CPU senses to find out if P₂₁ has become "L" or not and determines whether the sub CPU has transmitted the second byte or not and receives the second byte from terminals P₁₀ ~ P₁₇.
- 10. \sim 12. The exact same operation is performed as was for the first byte, C₁ of the sub CPU becomes "L" informing that the main CPU has received the second byte of data, and the sub CPU returns to the regular scanning routines.
 - * Regarding the relationship between the sub and main CPU

Since the main and sub CPU handshake in order to transmit and receive data, the main CPU merely operates along with the data codes sent from the sub CPU. So it is not strange that the LCD display should change when the keyboard is played, it shows that the main CPU is working normally. If data should change while in the circuits of the main CPU it will not operate properly from the start. Also, it is very unlikely that something is wrong with the sub CPU if it is sending the proper data (sending data properly); rather it is very possible that the decoder or buffer is faulty.

THE FM TONE GENERATOR

1) The Microcomputer

Before understanding how the circuitry around the main CPU operates, it is necessary to understand the functions of the main CPU's terminals.



See figures III-1 ~ III-7 (Pages 75 & 76)

- Unless 250KHz is input into the CPU, operation will stop after the output of the initial message.
- If IC7, the CPU mode setting IC, has broken down, there will be no initial message nor operation.

Address Strobe (AS)

 If the MIDI data at terminal P₂₃ is always "L", then the operation of the CPU will be stopped.


> Enable (E)

In such cases the CPU itself does not really stop operation, the DX7 simply stops functioning correctly.

R/W A8~A15

MPU Write Do~D7, Ao~A

MPU Read Do~D7, A0~A7 Since the CPU data bus and lower 8 bits of the address bus are used for various different purposes, there is an AS (Address Strobe) terminal to distinguish if signals are meant for AD $_0$ ~ AD $_7$ or if they are the lower 8 bit address. It is essential to understand this bus timing in order to understand the operations of the units peripheral to the CPU.



The timing of the above diagram is explained in detailed as follows:

* AS [Same as ALE (Address Latch Enable]

During both read and write operations the lower 8 bits of the address must be latched at the trailing edge of the pulse. This is because it is possible that the lower 8 bit address may not be valid at the leading edge or while AS is high.

* F (Fnable)

This CLOCK is 1/4 of the CLOCK that is input at the EXTAL terminal, and it determines the timing for operations outside the circuit. R/W is also defined before the leading edge of E. During writing operations data is valid at the trailing edge of E.

During reading operations the data must be valid before the trailing edge of E.

* R/W (Read/Write)

Read operations (commands, data, etc.; operations which fetch into the CPU) output high voltage.


Write operations (post arithmetic operation data, etc.; operations which output from the CPU) output low voltage.

These control signals are valid before the leading edge of E.

(1) Master Clock 1


If the master clock is not input, the CPU will not operate at all.

This circuit creates the clock for the OPS, EGS, and main CPU and the DX7 uses this clock to valid timing for operations. The circuit for the clock is shown in the figure.



Master Clock Oscillator


Two Phase Clock Driver



Master oscillation is 9.4265MHz, but D flip flop becomes T flip flop, and thus in 1/2 division, the resulting system clock is thus: 4.71325 MHz (T=1/f=212.17 nsec). The system clock for EGS and OPS is varied by its duty ratio.

DS://AJXS.ME

As shown in the figure, the IC49 threshold level and integration by the ${\sf C}$ and ${\sf R}$ waveforms are used for duty ratio variation.



NED BY HTTPS://A.


-c-//AJXS.ME

See figures II-1 ~ II-4

TTPS://AJXS.ME

Master Clock 2

The diagram below is the circuit for units with serial numbers from #1001 to 2478, and 2661 to 2842. The timing chart leads up to a 2 phase clock, follow the logic to see.



See figures IV-3, IV-4 (Page 77)

(2) ROM Read Operations

The ROM chip used for DX7 has memory capacity of 64Kbit (8Kbyte). The space in the CPU for addresses is a maximum of 64Kbytes; however, it is necessary to know where the address has been stored within that space. The address decoder performs address assignment of ROMs, and the assignment is performed by the TTL gate.


This circuit will now be explained.

Since the ROM is 8Kbytes, and if there are 13 address lines ($A_0 \sim A_{12}$), the entire memory area of the ROM can be assigned.


Address line used in ROM
$$2^{13} = 8192 \text{byte}$$

$$8192 \div 1024 = 8 \text{Kbyte}$$

Therefore, if an address code is performed with the remaining three lines (A₁₃, A₁₄, A₁₅) assignment can be performed randomly in 8Kbyte blocks within the 64Kbyte memory space.



And operation has been performed on address lines A_{14} and A_{15} , so a high logic level is output only when both of them are high together. This means the following:



In other words, all terminals other than A_{14} and $A_{15}\,\mbox{can}$ be either all 1 or all 0.

So:

When $A_{13} \sim A_0$ are all 0 - COOHWhen $A_{13} \sim A_0$ are all 1 - FFFFH

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₅ A ₁₄ A ₁₃ A ₁₂	
1	1	0	0	8+4	С
1	1	0	1	8+4+1	D
1	1	1	0	8+4+2	Е
1	1	1	1	8+4+2+1	F

A high logic level is produced on the Pin 6 of the address bus of the IC34 only when addresses from COOOH to FFFFH are output. Therefore, the output for the IC30 (AND gate) which comes afterward is low only in such cases. And the IC30 pin 1 is connected to A13 directly, while pin 12 is A13 inverted, so it becomes the following. IC30 pin 3 is low only when A13 is low, so:




Since this is COOOH \sim DFFFH (8Kbytes) this address space of ROM IC14 becomes assigned. Because ROM IC15 is selected when A13 is High,



EOOOH \sim FFFFH (8Kbytes) address space becomes assigned. Address data from within these limits is selected and output to the address bus, and the ROM is selected, however, the ROM has only been made open to the selection operation, nothing has been output on the data bus. The $\overline{\text{OE}}$ (Output Enable) terminal is provided for output to the data bus, when this terminal is low the data of the area defined by the address is output.

In order to set terminal \overline{OE} at low, the E and R/W signals from the CPU are inverted, and the result is transmitted as an \overline{RD} signal using the AND gate.



Since \overline{OE} is negative logic, E and R/ \overline{W} are inverted, and only when both \overline{E} and \overline{R} are low at the input of the AND gate does the AND operation allow the output of the memory contents. In the CPU, when E falls from H to L (the same instant that terminal OE becomes high), the data on the data bus is fetched. At this time, between the

128Kbytes \div 8 = 16Kbytes 2^{14} = 16384bytes $16384 \div 1204$ = 16Kbytes


ROM, RAM, etc., and the data bus of the CPU the bi-directional bus buffer IC32 is inserted.

Terminal $\overline{\mathbf{G}}$ becomes low, and at that time, for the DIR (direction) terminal -

H = output from CPU

L = input to CPU

Next is the ROM circuit for units with serial numbers from #2661 \sim . Units with serial numbers under #2661 use two 64Kbit EPROMs, but from serial number #2661 on a 128Kbit mask ROM is used. One IC suffices.




NED BY HTTPS://A.

See figures IV-1, IV-2, IV-5 (Pages 77, 78)

See figures IV-1, IV-2, IV-5 (Pages 77, 78)

3) RAM Read/Write Operations

For the RAM, three chips of 16Kbit (2Kbyte) CMOS IC are used. It is backed up with a battery so that even if the power is turned off the memorized data are preserved. To understand how the RAM address space is assigned, it is easiest to think of it as a ROM.



The IC23 is a 3 to 8 Demultiplexer, and is used as the address decoder. Only when $\overline{G_2A}$ and $\overline{G_2B}$ are low at the same time one of terminals $\overline{Y_0} \sim \overline{Y_7}$ is selected according to the codes input at A, B, or C. The terminal selected becomes low.

RAM IC19 : $\overline{Y_2}$ = LOW RAM IC20 : $\overline{Y_3}$ = LOW RAM IC21 : $\overline{Y_4}$ = LOW

At this time the RAM are operational as shown in the following table:

А	В	С	G ₂ A	G ₂ B	G_1	Output
0	0	0	0	0	1	Y ₀
1	0	0	0	0	1	$\overline{Y_1}$
0	1	0	0	0	1	Y ₂
1	1	0	0	0	1	$\overline{Y_3}$
0	0	1	0	0	1	$\overline{Y_4}$
1	0	1	0	0	1	Y_5
0	1	1	0	0	1	Y_6
1	1	1	0	0	1	Y7

	G ₂ A	G ₂ B	С	В	А			R	AM	Ad	dre	ess	bus			
hni	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	Α7	A ₆	A ₅	A_4	Аз	A ₂	A ₁	A ₀
1_0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Y ₂		1			0	1	1	1	1	1	1	1	1	1	1	1
	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
Y ₃		1			1	1	1	1	1	1	1	1	1	1	1	1
	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Y ₄		2			0	1	1	1	1	1	1	1	1	1	1	1


In the above table -

Y₂: 1000H ~ 17FFH (RAM IC19)

¥3: 1800H ~ 1FFFH (RAM IC20)

Y4: 2000H ~ 27FFH (RAM IC21)

The inverted E with $\overline{Y_2}$, $\overline{Y_3}$ and/or $\overline{Y_4}$ are applied to AND to select RAM. The read/write terminal of this RAM is used for both reading and writing; when it is low, writing operations are performed, when it is high, reading operations are performed.



4) The Role of the RAM

The three RAM are used in the following ways:

RAM IC19 RAM IC20

Internal memory for voices; they hold the parameter data and the display data for 1 \sim 32 voices.

R/W dominates

They are basically used for reading operations and to change the data they contain with writing operations and it is necessary to use store and load operations.

RAM IC21

This RAM can be called a work RAM, it aids when there is not enough working space (internal registers) in the CPU. It is both read and written in regularly, with the two RAM, they are an extremely important part of the system.

- Voice parameter Data Memory during EDIT
- Memory of Status of CPU when Interrupt Routines received from sub CPU.
- Memory of Status of previous to Power OFF.
- O Data Memory during FUNCTION mode.
- Memory Protect for Identifier Data.

These are only some of the functions that this important unit performs.

5) About P22, P23, and P24

The main CPU of the DX7 is equipped with an SCI (Serial Communication Interface) and so it is able to send and receive data serially and is not synchronized with the exterior. This function is used for the MIDI. When the SCI receives MIDI data and interrupts the main CPU from within to call the MIDI routine (internal terminal IRQ2 has a lower priority than the external interrupt terminal IRQ1).


 P_{22} is the input terminal for the clock that is used to determine the speed of the MIDI data transmission, the speed of the transmission (BAUD rate) is 1/8 of the frequency.

 $250KHz \div 8 = 31,250$ (Baud)

This speed of 31,250 Baud means that 31,250 bits are sent in the space of 1 second.

P₂₃ is the receiving terminal for MIDI data P₂₄ is the transmission terminal for MIDI data

6) Main CPU Mode Setting Circuit



This CPU has 2 modes, selection of either mode depends on what kind of voltage is input to terminals P_{20} , P_{21} , and P_{22} when the low voltage of reset becomes high. The DX7 decides the mode according to the combination of terminals X_0 , Y_0 , and Z_0 .

In this case the mode is the selection of whether or not to use the lower 8bits for both data and address, and depending on the mode the ports below are used:

* Expanded Multiplex Mode

 $P_{30} \sim P_{37}$ Data Address Lower 8bits used $P_{10} \sim P_{17}$ Used as ports

- **Expanded Nonmultiplex Mode**
- P₃₀ ~ P₃₇ Used as data line
- * P10 ~ P17 Used for lower 8 bits of address


Now, the DX7 also uses the expanded multiples mode and $P_{10} \sim P_{17}$ to recieve data from the sub CPU.

SCANNED BY HTTPS://A.

LCD

Sustain Interface Circuit

Portamento



See figures V-1, V-2 (Page 79)

1) PPI

PPI stands for Programmable Peripheral Interface, and it is the interface for the LCD. With a program, each port (PA $_0 \sim PA_7$, PB $_0 \sim PB_7$) can be set as input or output, and they are equipped with latches and buffers.

 $PA_0 \sim PA_7$: output $PB_0 \sim PB_7$: output

 $PC_0 \sim PB_7$: input port C data is not latched)

TPS://AJXS.ME PA₃ PA₄ → 40 PA₂ 2 < PA₅ > 39 Terminals to transmit display data Terminals for transmitting display and commands from the CPU to data and LCD/CPU commands the LCD PA₆ 3 < PA₁ > 38 PA₇ PA₀ → 37 4 < ← 36 Output to inform the CPU to RD Input terminal to inform CPU to 5 > write data in the PPI read data from PPI Input terminal that makes sending CS $6 \rightarrow$ RESET -← 35 Terminal for internal initialization and receiving possible between the main CPU and the PPI $D_0 \iff 34$ Ground 7 > GND D₁ ←> 33 With this combination of address lines ports and PPI control registers are determined 9 > $D_2 \iff 32$ A_0 PC7 Output to sense status of LCD, 10 -> $D_3 \iff 31$ PPI Input/output terminals for sending H=BUSY and receiving data to and from Output to sense status of write the CPU 8255AC-5 PC₆ 11 -> $D_4 \iff 30$ protect of the Voice Cartridge, H=PROTECT PC₅ Output to sense insertion of Voice $12 \rightarrow$ $D_5 \iff 29$ Cartridge to the DX7, L=inserted PC₄ $D_6 \iff 28$ Unused 13 -Output to sense status of Sustain 14 > PCn D₇ ←> 27 foot switch Output to sense status of Por- 15 -> PC₁ Vcc ← 26 Power + 5V tamento foot switch PC₂ PB₇ 25 Unsed 16 -PC₃ PB₆ 24 Unsed 17 -Output to identify whether data output from PA₀ ~ PA₇ is 18 - PB₀ PB₅ 23 Unused command or display data, H = display data PB₄ Output to inform of input/output 19 - PB1 22 of LCD data, H: read, L: write Determines LCD data with the 20 - PB2 PB₃ trailing edge of the signal from SCANN the LCD data determination in-

formation terminal

REMARKS

If for some reason the LCD and DB7 lines become stuck at H, when the power is turned on, the initial message will not be displayed and the unit will not operate.

This is because DB7 is using a BUSY FLAG. As long as it is H, the CPU will think the LCD is BUSY, and wait for an L.

PPI addresses are:

2800H ~ 2803H

This uses the same method as for the RAM. The PPI is enabled by IC24 in the addresses 2800H ~ 2FFFH. Addresses A1, A2, and A3 are decoded, so:

When $\overline{Y_0}$ is 2800H ~ 01H : low

When $\overline{Y_1}$ is 2802H \sim 03H : low

And the Yo and Y1 outputs are sent via an OR gate, so when PPI is addressed at 2800H ~ 2803H is it operational.

The following is a list of the ports, addresses and their related functions:

2800H-Port A-Outputs data on data bus to port A at WR 2801H-Port B-Outputs data on data bus to port B at WR 2802H-Port C-Outputs data on data bus to port C at RD 2803H-PPI Program (PPI Mode selection, Port selection for Input/ Output)

2) The LCD

- * DS (RS) terminals determine whether the data input at terminals DB₀ ~ DB₇ is a command or display data.
- * When input at the R/W terminal is R(Read=high), the RAM data can be read, or the LCD busy flag can be sensed. In the case of the DX, only the busy flag is read. At W(Write=low) commands and display data is written in the LCD.
- The E(Enable) terminal defines input data and commands on the SCANI bus with the trailing edge of H - L.

3) C Port Usage

- * PC7 is connected to DB7 of the LCD, with DS at low and R/W at high, DB7 will show the operational status of the LCD, High= BUSY. When it is busy the CPU may not transmit data or commands to the LCD.
- * PC₀ and PC₁ are connected to the sustain and portamento foot switches and are usually pulled up at +5V. When their switches are turned on, the terminals become low. The CPU detects whether the switches have been turned on or not. This is the lowest priority port of the CPU.

REMARKS

To write data into the EPROM 21 to 25V DC is necessary.

See figure V-7 (Page 80)

3) Cartridge Interface Operation

There are 2 types of cartridges:

- * 64Kbit (8Kbyte) EPROM x 1
- * 16Kbit (2Kbyte) EEPROM x 2

The EPROM is the same type that is used within the DX7, the EEPROM (Electrically Erasable PROM) is sold as a RAM backup. Not only is the EEPROM electrically erasable, but it does not require the high voltage that EPROMs require for writing operations, therefore eliminating the necessity for the special equipment that is needed to write in the EPROM.

Of course, since these units are ROM, there is no need for a backup battery. The EEPROM can be used as a sort of protected RAM, but it is different from a conventional RAM in the following ways:

10msec is needed for a one byte write cycle.

The maker guarantees the unit for 10,000 writing operations.


Therefore in order to write 4Kbytes of data -

TTPS://AJXS.M

10msec x 4,096 = 40sec

However, this figure does not include the time it takes to execute the writing program. Since the unit is used as external voice data memory, there is little worry about the limitations on writing.

SCANNED BY HTTPS://A.



1) Voice Cartridge Status Sensing

The main CPU goes through terminals PC_5 and PC_6 of the PPI to sense the status of the Voice Cartridge before any commands or data are sent.

- * PC5 is CI (Cartridge Input)
- * PC6 is PROT (PROTECT)
- * CI senses whether the cartridge is inserted or not.

When it is, CI becomes low.

* PROT senses the status (ON-OFF) of the switch of the memory protect of the RAM Pack.

When the switch is high it is ON.

2) CRT Read/Write Operation

The memory area of the Voice Cartridge is assigned the following addresses by the decoder (IC63):

4000H ~ 4FFFH (4Kbytes)

Terminal Y₄ becomes low when these addresses are valid, operation

13:

of the bi-directional buffers (IC62, IC1) and the decoder (IC2) are enabled. The CPU and Voice Cartridge data bus and control lines are connected, and data can be sent back and forth.

The address bus is connected to the Voice Cartridge through the buffers IC64 and 65.

* READ (Voice Cartridge -- CPU)

When the DIR (direction) terminal of the bi-directional buffer IC62 becomes low, data is sent from the Voice Cartridge to the CPU. Since the DIR terminal of the bi-directional buffer IC1 is connected to terminal 2Y₁ of the decoder IC2, IC1 changes to the read direction by making terminal 2Y₁ low. This happens when terminal 2A of IC2 is high, and this terminal is connected to the R/W terminal of the CPU. It becomes high during read operations.

Terminal 1A of IC2 is connected to address line A11, and terminal 1B is grounded, When -


1Y₀-4000H ~ 47FFH (2Kbytes)

1Y1-4800H ~ 4FFFH (2Kbytes)

the terminal is low.


When address line A11(terminal 1A) is low, meaning 0000H \sim 07FFH are selected, this output should become low. However, addresses from 4000H on of this IC are enabled; so, actually only when 4000H \sim 47FFH are selected does $1\gamma_{\rm D}$ become low.

NNED BY HTTPS://A.




3) Voice Cartridge

* ROM cartridge




The ROM cartridge has a memory capacity of 8Kbytes for storing 64 voices, but the cartridge is provided with a memory area of only 4Kbytes (addresses 4000H \sim 4FFFH) for 32voices. Selection between the two groups of 4Kbyte memory areas is made by mechanically switching the uppermost address line A12 of the ROM cartridge to L or H. This allows the entire 64 voices stored in the ROM cartridge to be available to the user.



The address lines connected to the cartridge are $A_0 \sim A_{10}$. This alone allows only 2Kbyte memory to be addressed since 2^{11} equals 2,048. Two chip enable lines, $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ are provided for selecting two sets of 2Kbyte memories, thus enabling a total of 4Kbyte memories to be accessed by the user.

The chip enable line (\overline{CE}) is the result of an OR operation between the chip enable lines $\overline{CE1}$ and $\overline{CE2}$ and allows the memory area : 4000H \sim 4FFFH to be accessed. The address line A_{11} is connected to the chip enable line $\overline{CE1}$, which is based on the same principle as the handling of the address line A_{12} mentioned earlier. When the chip enable line


S://AJXS.ME



 $\overline{\text{CE1}}$ is set to L, the address line A₁₁ is also set to L and the memories 4000H \sim 47FFH are selected. The ROM itself is enabled by the chip enable line $\overline{\text{CE1}}$ (L). When the chip enable line $\overline{\text{CE1}}$ is set to H, the are selected. When $\overline{\text{CE1}}$ is H, $\overline{\text{CE2}}$ is L (naturally, momory locations 4000H \sim 4FFFH must be selected), thus allowing the ROM to be enabled.

The input line $\overline{\text{CI}}$ is connected to the ground within the cartridge. Hence, terminal PC5 of the PPI18255 becomes L immediately after the cartridge is connected into DX7


* RAM cartridge



Two EEPROM (2Kbytes each) are incorporated into the ROM cartridge and the address and chip enable lines are provided in normal ways. Thus, it is not necessary to comment on them at all.

Next, let's talk about the protect switch provided with the RAM cartridge.

ANNED BY HTTPS://A.




The memory protect switch is connected to the $\overline{\text{WE}}$ terminal of the EEPROM, and turning the switch to the "ON" position will connect the WE terminal to the terminal PC6 of the PPI8225. Since the WE terminal is pulled up to +5V by a resistor R2, the logic level at the terminal PC6 is set to be H, determined by a ratio of R1/(R1 + R2) (normally, the logic level is maintained at L since terminal PC6 is connected to the ground through the resistor R1). The main CPU detects that the protect switch is ON, and thus the EEPROM is protected with software. Also, the WE terminal is mechanically isolated from the R/W terminal and is pulled up to the +5V through the resistor R2 thus prohibiting WRITE operations, READ operations are possible since the OE of the IC2 is selected for reading data from the EEPROM. When the protect switch is switched to "OFF", the READ/WRITE operations follow the movement of the R/W terminal, i, e, logic level H corresponds to READ operations and L to WRITE operations. The main CPU detects that the protect switch is "OFF", since terminal PC6 of the PPI8255 is set to logic level L through the resistor R1 connected to the ground.

REMARKS ME

4) 7 Segment LED Driving Circuit

The LED (Light Emitting Diode) driving circuits (IC25, 26) latch the data for display on the data bus using the trailing edge of the E; Enable signal (or the leading edge of the E signal) D flip-flops (IC25, 26) are used for latching data and are triggered by the leading edge.

LED DRIVE CIRCUIT



See figure V-8 (Page 80)

The display on the LEDs immediately after the power is turned on has nothing to do with the operation of the CPU. It shows unstable data before the circuit becomes stable. However, units produced after serial #21836 have been made to display "BB"

The $\overline{Y_5}$ of the IC23 becomes low when memory locations 2800H \sim 2FFFH are selected and hence IC24 also becomes enabled.

The LEDs accept display data only when $\overline{Y_7}$ of IC24 becomes low. Since the $\overline{Y_7}$ becomes low when the A, B, and C terminals of the IC24 simultaneously become high, i. e. $\overline{Y_7}$ becomes low only when 280EH and 280FH are addressed. Due to the result of the AND operation between the $\overline{Y_7}$ and inverted E signal, the output voltage at the pin number 8 of the IC27 becomes low when signal E is maintained high (or E is low). The result of the AND operation between pin number 8 of the IC27 and the address line A₀ (lowest bit) is then used for selecting either the upper digit LED(280EH) when A₀ is low or the lower digit LED(280FH) when A₀ is high.

SCANNED BY HTTPS://A.

5) FM Tone Generator

The FM Tone Generator consists of the EGS (the Envelope Generator of the Synthesizer) and OPS (the Operator of the Synthesizer).


The EGS creates, based on the data transmitted from the main CPU and in synchronization with the synchronizing signal 92Y96, the sound volume envelope data and frequency data of each channel for a total of 96 channels and outputs them along with the key on(KON) data which assigned to each channel number.


The OPS performs FM (Frequency Modulation) arithmetic operations based on the sound volume envelope data and frequency data of each channel, and the KON data and according to the algorithm NO currently stored within the OPS and feed back level. And then it will generate tone signal made up of 12bits of digital data. The output data from the OPS is 12bits but is equivalent to 14 to 16bits by compressing data at the low level by 2, 4 of 8. The compressed data can be retrieved by using shift data (SF0 \sim SF3).

SF0..... Expansion OFF

SF1..... Expansion ON (*Double)
SF2..... Expansion ON (Quadruple)

SF3..... Expansion ON (Eight times)





REMARKS

See figures VI-1 \sim VI-5 (Pages 81 \sim 83)

It is called "Image" that is the same memories are specified by specifying different addresses as shown in the example at right.

TTPS://AJXS.ME

Since the EGS is enabled by the $\overline{Y_6}$ of the decoder IC23, the addresses 3000H \sim 37FFH (2Kbytes) are assigned to the EGS. It seems that resistors of 2Kbytes are built into the EGS. However, actual address lines are 8, $A_0 \sim A_7$ and the amount of addresses to be accessed by using 8 address lines is only 256bytes as shown in the following expression.

 $2^8 = 256 \text{bytes}$

Thus, the following 8 sets of 256bytes will correspond to the same register with 256 bytes within the EGS.

3000H ~ 30FFH 256bytes

3100H ~ 31FFH 256bytes

3200H ~ 32FFH 256bytes

3300H ~ 33FFH 256bytes

3400H ~ 34FFH 256bytes

3500H ~ 35FFH 256bytes

3600H ~ 36FFH 256bytes

3700H ~ 37FFH 256bytes

The result of the AND operation between the inverted E signal and the R/ \overline{W} signal is fed to the \overline{WR} terminal of the EGS to allow data to be written into the internal registers. The data is written into the registers by the leading edge of the E signal.

EGS OUTPUT TIMING CHART

REMARKS

See figures VI-1 to VI-5 (Pages 81, 82) and VI-15 to VI-18 (Page 86)

2) OPS Operation

The OPS receives the following 2bytes of data directly from the CPU.


- * MODE (operation mode of OPS)..... 1byte
- * ALGORITHM NO (upper 5bits)
- * FEEDBACK LEVEL (lower 3bits) 1byte


The result of the AND operation between the $\overline{Y2}$ terminal of the address decoder IC24 and the result of the AND operation between the \overline{E} signal and the R/ \overline{W} signal is fed to the \overline{WR} terminal of the OPS to allow the above two bytes of data to be written into the OPS. The addresses assigned are 2804H and 2805H.

Since the address line A_0 is connected to data set terminal DS of the OPS, the addresses 2804H and 2805H are assigned in the following way.

 A_0 low the address 2804H is used for specifying the mode register of the OPS

A_O high the address 2805H is used for specifying the data registers (ALGORITHM NO, FEEDBACK LEVEL) of the OPS The following shows the output timing chart of the OPS.





REMARKS

See figures VII-1 ~ VII-4 (Page 87)

The 12 bits of digital data fed from the OPS is input to the DAC IC42 and the maximum output current (the maximum output voltage for the output terminal of the inverting amplifier IC40) is determined by the current fed to the pin14 of the DAC IC42 through the resistor (10K ohms).

The current fed to this terminal is selected by the multiplexer: IC46. Normally pin4 of the multiplexer is selected and the voltage observed at the pin3 (output terminal of the multiplexer is DC +5V. Also, the voltage at output pin1 of the operational amplifier IC43 is 10V.

This multiplexer plays the role of electronic level controller when used with the KX1, Sound level can be controlled by the lowermost 3bits of the data at location 280AH or 280BH.

Normally, inputs D0, D1, and D2 to the IC44 are selected to be 1(D0), 1(D1), and 1(D2) to allow a voltage of 5V to be observed at the multiplexer output. When KX1 is connected to DX7, setting D0, D1, and D2 to 0, 0, and 0 respectively will result in a multiplexer output voltage of 0. Thus no sound is heard from the speaker under this situation.

The shift data SF0 to SF3 are determined by the level of the digital data fed to the DAC and the output timing of the shift data is the same as that of the digital data.

Concretely speaking. The shift data SF0 to SF3 are determined as follows.

TPS://AJXS.ME

SF0 (logic level 0)..... no shifting was carried out within the OPS regarding the data input to the DAC.

SF1 (logic level 1)..... one bit shift left was carried out within the OPS regarding the data input to the DAC (or the data was multiplied by 2).


SF2 (logic level 2)..... 2bits shift left was carried out within the OPS regarding the data input to the DAC (or the data was multiplied by 4).

SF3 (logic level 3)..... 3bits shift left was carried out within the OPS regarding the data input to the DAC (or the data was multipled by 8).

SCANNED BY HTTPS://A.

7) Memory Map

The following shows the memory map of the entire DX7 system.



Reference EGS Address Map

F	Reference EG	S Address Map		
	AU	bit /1 DATA	Number of bytes	
	LF	14	16CH x 2	Key Code log F
	RF	14	6 op. x 2	Ratio of Frequency
	DT	4	6 op.	Detune
	R	6	6 op. x 4 seg	Rate
	L	6	6 op. x 4 seg	Level
280	TL	8	6 op. x 16CH	Total Level
	RS, MS	3 + 2	6 op.	Rate Scaling Mod. Sensitivity
	AMOD	8	1	Amplitude Mod.
	KOF	1	3 1	Key On, Off
	PMOD	12	1	Pitch Mod.

Total 203 byte

Address

Addi Coo		
\$00	la rimpi	CH1
01	tymbs are no	CHI
02		CH2
03		CHZ
04	MAR Huma	CH3
05		СПЗ
06		CH4
07		CH4
08		CH5
09	_ o\	CHS
OA) P'	CH6
OB		CHO
OC	Follow 1644	CH7
OD	D. C. athili repot	CITY
OE		CH8
OF	LOG F	CHO
10	LOGI	СН9
11		CITO
12		CH10
13		CITTO
14		CH11
15		CITT
16		CH12
17		CITIZ
18	- 45	CH13
19	E WIF	CITIO
1A)	CH14
1B		
1C		CH15
1D		01110
1E		CH16
1F		0.110

LF14	LF13	LF12	LF11	LF10	LFe	LF8	LF7
LF6	LF5	LF4	LF3	LF2	LF1	Х	X

rps://A.

LF1 ~ 14	The value which each bit has (cent)			
14	9600			
13	4800			
12	2400			
11	1200			
10	600			
9	300			
8	150			
7	75			
6	37.5			
5	18.8			
4	9.4			
3	4.7			
2	2.3			
1	1.2			

Key code PEG RAM RAM Transpose **EVENT**

NOTE: EVENT when Key event occurred when Panel DATA was changed TIME At every certain time interval

	20	MATE	OP6
	21	INIT	OFO
0-0-1	22		OP5
	23		01.5
	24		OP4
	25	LOG RF	014
	26	LOGIN	OP3
	27		01 3
	28		OP2
	29		OFZ
5	2A		OP1
	2B		OFT


30	DETUNE	OP6
31		OP5
32		OP4
33		OP3
34		OP2
35		OP1

RF14	RF13	RF12	RF11	RF10	RF9	RF8	RF7	FIXFD = 0
RF6	RF5	RF4	RF3	RF2	RF1	Х	0	FIXED = C

RF6	RF5	RF4	RF3	RF2	RF1	Χ	0	TIXES = 0
EJ.								-c.//A
RF14	RF13	RF12	RF11	RF10	RF9	RF8	RF7	ENED 1
	-	+		RF2	RF1	Х	4	FIXED = 1

The value that each bit has is the same as that of LF.

DATA RF = Ratio of Frequency



DATA

	40	T		R1	X X R6 R5 R4 R3 R2 R1
				R2	Each rate is expressed with 6bits.
	41		OP6		A 1 X 3 - 1 _ C
	42			R3	DATA
	43			R4	
	44	nV		R1	
*	45	61	OP5	R2	
	46			R3	
	47			R4	
	48			R1	
	49		OP4	R2	
	4A		01 4	R3	
	4B	R		R4	
1 1	4C	n [R1	
	4D		OP3	R2	
	4E		UF3	R3	
	4F			R4	
٤	50			R1	
	51		OP2	R2	
	52		UFZ	R3	
	53			R4	
	54	MAF		R1	
	55	INI		R2	
	56		OP1	R3	
	57			R4	
**					

60			L1
61	* ME		L2
	D. IVIE	OP6	
62			L3
63			L4
64		HATOTAR PUBLICIT	L1
65		005	L2
66		OP5	L3
67	- (2) = 42	d stateteese in	L4
68	ar arg		L1
69		004	L2
6A		OP4	L3
6B	Tresno	wemit — i	L4
6C			L1
6D		000	L2
6E		OP3	L3
6F		2005	L4
70		2 1	L1
71		000	L2
72		OP2	L3
73			L4
74			L1
75	19 88	001	L2
76		OP1	L3
77			1.4

SCANNED BY HTT

X	Х	L6	L5	L4	L3	L2	L1	
Each	lev	el is e	expr	esse	d wi			
						DA	ATA	

SCANNED BY HTTPS://A.

I	80	ME	5.7	CH1	TL8 TL7 TL6	TL5 TL4 TL3 TL2 TL1	
-	81	MI	\$	CH2			
PS://A	82			CH3	TL1 ~ 8	The value that each bit has.	
DSI	83			CH4	TL8	48	
	84		Y	CH5	7	24	
	85			CH6	6	12	
	86	1		CH7	5	6	
	87	1		CH8	4	3	
	88	1	OP6	СН9	3	1.5	
	89		· ·	CH10	2	0.75	
	8A	1		CH11	1	0.375	
	8B	1		CH12		EVENT	
	8C	1		CH13		LVLIVI	
	8D	-		CH14			
-	8E	-		CH15			
}	8F	+					
		-		CH16			
	90	-		CH1			
	91	-		CH2			
	92	-		CH3			
	93	-		CH4			
	94	-		CH5			
	95			CH6			
	96			CH7			
	97	TL	OP5	CH8			
`	98			СН9			
	99			CH10			
	9A	BY		CH11			
1	9B			CH12			
CAN	9C			CH13			
SCAN	9D			CH14			
	9E			CH15			
	9F			CH16			
	AO			CH1			
7	A1			CH2			
	A2			CH3			
	А3			CH4			
	A4			CH5			
	A5	1		CH6			
	A6	1		CH7			
Ì	A7			CH8			
	A8	1	OP4	СН9			
	A9			CH10			
ŀ	ΛΛ	ME		CH11			
11/	AB	1,000		CH12			
PS://A	AC	1		CH13			
3.7.	AD	1		CH14			
	AE	-		CH15			
_	AF	-		CH16			
1	AL	1		CHIO			

TL8	TL7	TL6	TL5	TL4	TL3	TL2	TL1
-----	-----	-----	-----	-----	-----	-----	-----

TL1 ~ 8	The value that each bit has.
TL8	48
7	24
6	12
5	6
4	3
3	1.5
2	0.75
1	0.375

	ВО	0.71	10.1 5.0	CH1
	B1	SIVII		CH2
	B2	9.		CH3
pS:/	В3			CH4
	B4			CH5
	B5			CH6
	В6			CH7
	В7		000	CH8
	B8		OP3	CH9
	В9			CH10
,	BA			CH11
	BB			CH12
	BC			CH13
	BD			CH14
	BE			CH15
	BF			CH16
	CO			CH1
	C1			CH2
	C2	,		CH3
	C3			CH4
	C4			CH5
	C5			CH6
	C6			CH7
	C7			CH8
	C8	TL	OP2	CH9
	C9			CH10
	CA		YH1	CH11
	CB			CH12
	CC			CH13
	CD			CH14
	CE			CH15
	CF			CH16
	DO DO			CH1
	D1			CH2
	D2			CH3
	D3			CH4
	D3			CH5
				CH6
	D5			CH7
	D6			CH7
	D7		OP1	CH9
	D8			
	D9	s ME		CH10
	DA	S. IVII		CH11
	DB			CH12
	DC	-		CH13
	DD	-		CH14
	DE	-		CH15
	DF			CH16

TL8 TL7	TL6 TL5	TL4	TL3 TL	2 TL1	
			18		

EO	- 1	OP6	X X MS2 MS1 RS3 RS2 RS1
E1	VSI	OP5	
E2	S	OP4	DATA
E3	5	OP3	
E4		OP2	
E5		OP1	
FO	AMOD	Common to all OPs.	MS = 3 - dB 24 12 6 3 1.5 0.75 0.375 0.188 BC, LFO EM8 EM7 EM6 EM5 EM4 EM3 EM2 EM1 After Touch BC, LFO TIME
F1	KOF		X X CH4 CH3 CH2 CH1 1 0 KEY OFF X X CH4 CH3 CH2 CH1 0 1 KEY ON
			CH1 ~ CH16 are expressed with these 4bits. EVEN Sign 1200 600 300 150 75 37.5 18.8
F2	PMOD	Common	FM12 FM11 FM10 FM9 FM8 FM7 FM6 FM5 Pitch Bend LFO
. F3	PIVIOD	to all OPs.	FM4 FM3 FM2 FM1 X X X X (= 2 oct.)
			9.4 4.1 2.3 1.2 TIME FM12 ~ FM1 2's compl.

TTPS://AJXS.ME

I-1 Sub CPU

Check Point


CH1

Inverted signal of B7 (19pin)

A/D (6pin) START (2pin) ALE

B5 17pin CH2

IC3 (19pin)



I -2 Sub CPU

Check Point


CH1

Inverted signal of B7 (19pin)

A/D (6pin) START (22pin) ALE

B4 16pin CH2


IC4 (19pin)



I-3 Sub CPU

Check Point

The signal on B4 (16pin) was expanded on time axis.



I-4 Sub CPU


Check Point

Inverted signal of CO (8pin)

Conditions

Storage oscilloscope was used.

The pulse width is 0.1



I-5 Sub CPU

Check Point

CH1 C1 (9pin)

CH₂ C2 BUSY

Conditions

Storage oscilloscope was used.

One key was kept depressed.


I-6 Sub CPU


Check Point

In the above picture (I-5 Sub CPU), the four keys were kept depressed.

Conditions

Storage oscilloscope was used.





TTPS://AJXS.ME




Check Point

IC11 A/D converter

EOC (7pin) CH1

CH₂ OE (9pin)



I -8 A/D


Check Point

IC12 A/D converter

CH1 START (6pin)

CH₂

EOC (7pin)



SCANNED BY HTTPS://A.


I-9 SWITCH SCAN

Check Point

IC1

CH1 A (1pin)

CH2 B (2pin)



I-10 SWITCH SCAN


Check Point

IC1

CH1 B (2pin)

CH2 C (3pin)

TTPS://AJXS.ME



I-11 SWITCH SCAN


Check Point

CH1 IC1 G2A/G2B (4,5pin) or

IC2 G1 (6pin)

CH2 IC1 A (1pin)

HOLD OFF function used



CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
0.2 TI	mS ME/DIV
AC DC	AC (DC)

Probe 10:1


I-12 SWITCH SCAN

Check Point

CH1 IC1 G2A/G2B (4,5pin)

IC2 G1 (6pin)

CH₂ IC1 B (2pin)



CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
0.2	mS
TI	ME/DIV
AC (DC)	AC (DC)

Probe 10:1

CH.2

0.2V

TIME/DIV

0.2mS


I-13 SWITCH SCAN

Check Point

IC1 G2A/G2B (4,5pin) CH1

IC2 G1 (6pin)

CH2 IC1 C (3pin)




I-14 SWITCH SCAN

Check Point

IC1 G2A/G2B (4,5pin) CH1

IC2 G1 (6pin)

CH₂ IC1 C (3pin)




I-15 SWITCH SCAN

Check Point

IC1

C#Y0 (15pin) CH1

DY1 (14pin) CH2



CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
	mS ME/DIV
AC (DC)	AC DC

Probe 10:1


I-16 SWITCH SCAN

Check Point

IC1

DY1 (14pin) CH1

D#Y2 (13pin) CH2



CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
0.2	mS
TI	ME/DIV
AC (DC)	AC (DC)

Probe 10:1


I-17 SWITCH SCAN

Check Point

IC1

D#\(\overline{Y2}\) (13pin) CH1

CH2 EY3 (12pin)



CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
0.2	mS
TI	ME/DIV
AC (DC)	AC (DC)

Probe 10:1


I-18 SWITCH SCAN

Check Point

IC1

CH1 EY3 (12pin)

CH2 EY4 (11pin)



CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
0.2	mS
TI	ME/DIV
AC(DC)	AC (DC)


I-19 SWITCH SCAN

Check Point

IC1

CH1 EY4 (11pin)

CH2 F#Y5 (10pin)



CH. I	CH.Z
0.2V	0.2V
VOLT/DIV	VOLT/DIV
	mS ME/DIV
_	

Probe 10 : 1

I-20 SWITCH SCAN

Check Point

IC1

CH1 F#Y5 (10pin)

CH2 GY6 (9pin)


I-21 SWITCH SCAN

Check Point

IC1

CH1 GY6 (9pin)

CH2 G#Y7 (7pin)



SCANNED BY HTTPS://A.

I-22 SWITCH SCAN

Check Point

IC2

CH1 AYO (pin15)

CH2 A[#]Y1 (pin14)

			CH.1	CH.2
ні			0.2V VOLT/DIV	0.2V VOLT/DIV
Feeling		1121 1111		mS ME/DIV
12			AC DC	AC (DC)
- The E			Probe 1	0:1

I-23 SWITCH SCAN

Check Point

IC2

CH1 A[#]Y1 (pin14)

CH2 BY2 (pin13)

 $\overline{CY3}$; $\overline{CLY4}$ – same pattern


I-24 SWITCH SCAN

Check Point

IC2

CH1 CLY4 (pin11)

CH2 SAY5 (pin10)




I-25 SWITCH SCAN

Check Point

C2

CH1 SAY5 (pin10)

CH2 SBY6 (pin7)



I-26 SWITCH SCAN

Check Point


IC2

CH1

SBY6 (9pin)

CH₂


SCY7 (7pin)



I-27 SWITCH SCAN

Check Point

The signal $\overline{Y7}$ in the above picture (I-26 SWITCH SCAN) was expanded on the time axis.



SCANNED BY HTTPS://A.

I-28 SWITCH SCAN

Check Point

IC3/IC4

CH1 output signals on 3, 5, 7, 9, 12

pins

CH2 output signal on 14pin

Conditions

SWITCH scan output where no keys are being depressed.

I -29 SWITCH SCAN

Check Point

IC3/IC4


CH1

output signal on 16pin


CH2 output signal on 18pin

Condition

SWITCH scan output where no keys are being depressed.



CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
0.2	lmS
TI	ME/DIV
AC (DC)	AC DC



0.2V	0.2V
OLT/DIV	VOLT/DIV
0.2	mS
TI	ME/DIV
AC DC	AC DC
robe 1	0:1


II-1 CLOCK

Check point

IC51 (2pin)

(Inverter output)

CLOCK 37.706MHz



CH.1	CH.2
O.2V VOLT/DIV	VOLT/DIV
	2μS ME/DIV
AC (DC)	AC-DC

II-2 CLOCK


Check point

CH1 ϕEa , 0a

IC58,59 (2pin)

CH2 φΕβ, Οβ

IC58,59 (3pin)



CH.1	CH.2
O.2V VOLT/DIV	0.2V VOLT/DIV
0.1	μS /DIV
AC (DC)	AC (DC)


Distorted signal waveform is observed here because of improper grounding at the time the picture was taken.

II-3 CLOCK

Check Point

IC48 (5pin)

φM 4.71325MHz



CH.1	CH.2
0.2V	
/DIV	/DIV
,	μS /DIV


Probe 10:1

II-4 CLOCK

Check Point

IC5 (9pin)

Timer CLOCK 250KHz



CH.2	CH.1
/DIV	0.2V /DIV
S /DIV	2μ
AC-DC	AC (DC)

III-1 MAIN CPU

Check Point

CH1 E (40pin)

CH2 ALE (39pin)

	0.84µsec		
CH1			
CH2			

CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
0.5	ōμS
TI	ME/DIV
AC (DC)	AC DC

III-2 MAIN CPU

Check Point

CH1 ALE (39pin)

CH2 R/W (38pin)

Conditions

Storage oscilloscope was used.

CH.1 CH.2 0.2V 0.2V V0LT/DIV V0LT/DIV 10 µS TIME/DIV AC © AC © Probe 10 : 1 1.8 µsec 0.75 µsec

III-3 MAIN CPU

Check Point


IC61 CH1

E (5pin)

CH2 WR (6pin)

Conditions

Storage oscilloscope was used.




III-4 MAIN CPU

Check Point

IC61

CH1 E (5pin)

CH2 RD (8pin)




CH.2				
0.2V				
VOLT/DIV				
5μS				
TIME/DIV				
AC DC				

Probe 10:1

III-5 MAIN CPU

Check Point

Storage oscilloscope was used instead of normal oscilloscope in the above picture (III-4 MAIN CPU).



	CH.1	CH.2		
	O.2V VOLT/DIV	0.2V VOLT/DIV		
	5μS			
	TIME/DIV			
	AC (DC)	AC DC		
Probe 10 : 1				

III-6 MAIN CPU

Check Point

P24 (12pin)

High logic level on P23 (11pin)




CH.1	CH.2
0.2V	
VOLT/DIV	VOLT/DIV
10r TI	nS ME/DIV
AC (DC)	AC-DC

III-7 MAIN CPU

Check Point

The above picture (III-6 MAIN CPU) was expanded on the time axis.



CH.1	CH.2	
0.2V		
VOLT/DIV	VOLT/DIV	
0.1mS		
TI	MEIDIN	
AC (DC)	ME/DIV AC-DC	

Probe 10:1

159.5 µS, 159.5 µS, 33.5 µS, 62.5 µS, 128.5 µS, 64 µS

IV-1 MEMORY

Check Point

CH1 IC22 (8pin)


RAM IC21 CE1

CH2 IC23 (10pin)

Enable signal of IC24

(Address decoder enable of

OUTPORT)




CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
20 TI	μS ME/DIV
AC (DC)	AC (DC)

Probe 10:1

IV-2 MEMORY

Check Point

Storage oscilloscope was used.




CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
20	μS
TI	ME/DIV
AC (DC)	AC (DC

IV-3 MEMORY

Check Point

ROM IC14 CE1 CH1

ROM IC15 CE1 CH2




CH.1	CH.2	
O.2V VOLT/DIV	O.2V VOLT/DIV	
2mS		
TIME/DIV		
AC DC	AC DC	

Probe 10:1

IV-4 MEMORY

Check Point

Storage oscilloscope was used.



CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV

IV-5 MEMORY

Check Point

CH1

RAM IC19

where switches of CE1 1 ~16

were pressed.


CH2 RAM IC20

where switches of CE1 17 \sim 32

were pressed.

Conditions

Storage oscilloscope was used. This pulse occurs only when the internal voice switch is turned on. It can be observed with normal oscilloscope.



SCANNED BY HTTPS://A.


V-1 OUTPORT CHIP SELECT

Check Point

IC34 (8pin) LCDCS

Conditions

Scanning situation where no panel switches were pressed.



V-2 CHIP SELECT

Check Point

IC34 (8pin) LCDCS

Conditions

Storage oscilloscope was used. A panel switch was pressed in the above picture (V-1 OUTPORT CHIP SELECT). The pulse can also be observed with normal oscilloscope,


V-3 CHIP SELECT

Check Point

IC61 (3pin) ACEPT

Conditions

This signal shows the acknowledge signal for the interrupt signal from the SUB. The pulse can also be observed with normal oscilloscope.



0.2V VOLT/DIV	VOLT/DIV
1	μS ME/DIV
AC (DC)	AC-DC
Droho 11	7 . 1

CH.1

CH.1

0.2V

VOLT/DIV VOLT/DIV

50 uS

Probe 10:1

AC(DC) AC.DC

CH.2

CH.2

→ 38.2 µsec →


$_{ m V-4}$ CHIP SELECT	V-4	CHIP	SEL	ECT
-------------------------	-----	------	-----	-----

Check Point

IC61 (3pin) ACEPT

Conditions

This shows the same picture as the above one (V-3 CHIP SELECT) except that the DATA ENTRY control was operated and a number of keys were depressed at the same time.



CH.1	CH.2
0.2V VOLT/DIV	VOLT/DIV
	μS IME/DIV
AC-DC	AC-DC


V-5 CHIP SELECT

Check Point

IC27 (6pin) DACCE

Conditions

Storage oscilloscope was used because this signal is generated only on power on.



CH1

CH2

CH.1	CH.2	
0.2V VOLT/DIV	VOLT/DIV	
50, TI	ωS ME/DIV	
AC DC AC DC		

CH.1

0.2V

VOLT/DIV VOLT/DIV

10,,S

CH.2

0.2V

TIME/DIV

V-6 CHIP SELECT

Check Point

CH1 IC26 (11pin)

CH2 IC25 (11pin)

7-segment LED data latching pulse

Conditions

Storage oscilloscope was used. This signal can be generated only when the 1 ~ 32 switches are turned on. The pulse can also be observed with a normal oscilloscope.

V-7 CHIP SELECT

Check Point

IC63 Y4 (11pin) CRTE

Conditions

Storage oscilloscope was used. This signal can be generated only when switches 1 \sim 32 are turned on. This pulse can also be observed with a normal oscilloscope.

16.9 µS 12.1 µS

CH.1	CH.2		
0.2V VOLT/DIV	VOLT/DIV		
10μS TIME/DIV			
AC (DC)	AC-DC		

Probe 10:1

V-8 CHIP SELECT

Check Point


IC24 Y7 (7pin)

Enable pulse for 7-segment LED

The picture on the right can be taken with this pulse trigger by E.

Conditions

Storage oscilloscope was used. This signal can be generated only when switches possibly enabling LED to change display were pressed. The pulse can also be observed with a normal oscillocope,



CH.2
raio9 a
VOLT/DIV
μS
ME/DIV
AC-DC

VI-1 EG/OP


Check Point

EGS/OPS

KON data

Conditions

This situation occurs only when one voice is being pressed.



CH.1	CH.2
O.2V VOLT/DIV	VOLT/DIV
0.5 TI	iμS ME/DIV
AC DC	AC-DC

Probe 10:1

VI-2 EG/OP


Check Point

EGS/OPS

KON data

Conditions

This situation shows that four notes starting from "Do" in sequence are being depressed.



CH.1	CH.2
O.2V VOLT/DIV	VOLT/DIV
1, TI	ιS ΜΕ/DIV
AC (DC)	AC-DC

VI-3 EG/OP

Check Point


EGS/OPS

KON data

Conditions




TTPS://AJXS.ME





Check Point

92Y96 IC36 (11pin)




VI-5 EG/OP

Check Point

CH1 $\phi E\beta$ or $O\beta$

CH2 SH1 IC35 (11pin)



SCANNED BY HTTPS://A.

S://AJXS.ME

VI-6 EGS

Check Point

F1 (23pin)

Conditions

INTERNAL VOICE 1 = C3

Transpose MIDD C = C3

Turning on a key 16 times will result in the rectangular waveform as shown in the right picture. Depending on the musical interval, duty cycle varies. For each of F1 \sim F14, terminals are available, whose voltage level stay at +5V, OV, or rectangular waveform.

VI-7 EGS

Check Point

CH1 EC1 (41pin)

CH₂ EC3 (43pin)

Conditions

INTERNAL VOICE 1

C3 key ON

Pattern example

VI-8 EGS

Check Point

CH1 EC5 (45pin)

CH2 EC7 (47pin)

Conditions

INTERNAL VOICE 1

C3 key ON

Pattern example

VI-9 EGS

Check Point

CH1 EC 9 (51pin)


CH2 EC11 (53pin)

Conditions

INTERNAL VOICE 1


C3 key ON


Pattern example




CH.1	CH.2
0.2V VOLT/DIV	VOLT/DIV
10, TI	ωS ME/DIV
AC (DC)	AC-DC

0.2V







VI-10 EGS

Check Point

CH1


EC9 (51pin)

EC11 (53pin) CH2

Conditions

INTERNAL VOICE 1

Four keys C3, D3, E3, and F3 are depressed.



CH.1	CH.2
0.2V	0.2V
/OLT/DIV	VOLT/DIV
5μ	S
ΤΙ	ME/DIV
AC (DC)	AC (DC)

VI-11 OPS

Check Point

CH1 92Y96 IC36 (11pin)

CH2 SF0 IC36 (39pin)

Conditions

This signal is generated when one voice key is turned on (INTERNAL VOICE 1 or 17 C3 key ON).

This allows compressed digital data to be expanded again, Hence, with attenuating sound, this signal appears at the leading edge and then disappears. With modulated sound, this signal can be observed to move sideways within a range of 1 ms on the oscilloscope in synchronization with the modulation period.

VI-12 OPS

Check Point

CH1 SF0 IC36 39pin

CH2 SH2 IC36 10pin

Conditions

Only one voice key is on.

This signal can be observed using a continuous sound.

VI-13 OPS

Check Point

CH1 SF0 1, 2 IC36 (39, 40, 41 pin)

CH2 SF2 IC36 (42pin)

Conditions

INTERNAL VOICE 17 C3 key ON
The signal can be observed within a

range of 10 μ S \longrightarrow 0.5 mS. When the modulation is on, this signal is seen to move sideways on the oscilloscope.

VI-14 OPS


Check Point


CH1 SH1 IC36 (9pin)


CH2 SH2 IC36 (19pin)


Conditions

This signal can be constantly observed whether the key is on or off.










VI-15 OPS

Check Point

CH1 92Y96


CH2 SH1 (9pin)



VI-16 OPS

Check Point

This shows an expanded one of the above picture (VI-15 OPS).




VI-17 OPS

Check Point

CH1 92Y96


CH2 SH2 (10pin)



VI-18 OPS

Check Point

The right shows the expanded one of the above picture ($VI-17\ \text{OPS}$).



VII-1 D/A

Check Point

CH1 D/A (1, 3, 5, 7, 9, 11pin)

CH2 D/A (2, 4, 6, 8, 10, 12pin)

Conditions

INTERNAL VOICE 1

C3 key ON

The sampling period can be observed. Actual change of bit pattern can be seen within a range of 5 ms on the oscilloscope.

VII-2 D/A

Check Point

CH1 D/A (9pin)

CH2 D/A (10pin)

Conditions

Storage oscilloscope was used.

INTERNAL VOICE 3

C3 key ON

The sweeping time was changed from 10 μ s to 1mS (TIME/DIV) in the above picture(VII-1 D/A). The change can also be observed using an storage oscilloscope.

VII-3 D/A

Check Point

D/A OUT IC40 (6pin)

Conditions

INTERNAL VOICE 3

C3 key ON


Only OP1 is on (Other OPs are disabled).


VII-4 D/A


Check Point


D/A OUT IC40 6pin

This shows the expanded one of the above picture (VII-3 D/A).









TIPS://AJXS.ME

SCANNED BY HTTPS YAMAHA

ANNED BY HTTPS